Although a pole with positive value had ever appeared in several early works to qualitatively explain the turn-on transition of thyristors [2] , [3] , there was never an impor tant parameter used to quantitatively investigate the positive feedback regenerative process in a p-n-p-n structure. In this paper, the positive-feedback regenerative process in a p-n-p n structure is quantitatively investigated by Pl (max) and tr parameters, which are the maximum peak value of the time varying positive pole during the latchup transition and the minimum time period required to initiate this positive pole [I] .
By using these two parameters, the influence of device param eters on the positive-feedback regenerative process in CMOS latchup are quantitatively investigated. Some design guidelines on the device parameters to prevent CMOS transient-induced latchup can be highlighted. 
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Pulse Width of the Trigger Current (nS) (b) show the variations on Pl ( max ) and t,. due to h = 5 rnA or 12 = 0.8 rnA triggering with different pulse widths. The device parameters in the p-n-p-n structure used for calculation are listed in Table I of [I] with the substrate (well) resistance of 0.8 Kf2 (5.6 Kf2). In Fig. l(a) , as the pulse width of trigger 0018-9383/95$04.00 © 1995 IEEE u; s.
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The Forward Beta-Current Gain of BJT Q1 than this constant value, tr is first held as a nearly constant value in the nonlatchup range but then it quickly increases to infinite. The time tr raising up to infinite means that the positive pole does not occur when the trigger current has a too short pulse width. The values of P I ( max) and t,. in the latchup range of Fig. I (a) and (b) are held as constants in spite of different pulse widths of the trigger current. Therefore, for a trigger current with fixed pulse height, there exist the corresponding constant Pl(max) and t,. in latchup case. These constant Pl(max) and tT can be seen as one of inherent characteristics of a p-n-p-n structure. Thus, they can be adopted as meaningful parameters to fi nd the influence of device parameters on the positive-feedback regeneration of CMOS transient-induced latchup.
B. The Difference Between the Time to Initiate Positive Pole and the Time to Cause Latchup
By using iterative HSPICE simulations, the p-n-p-n structure is found to be triggered into latchup only as the pulse width of 5-mA h is greater than 7.6 nS and that of 0.8-mA h greater than 7.2 nS. It is very interesting to find the reasons why the time tr of 6.27 nS (5.40 nS) to initiate the positive pole and the minimum pulse width of 7.6 nS (7.2 nS) to cause latchup due to h = 5 rnA (/2 = 0.8 rnA) triggering are different.
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The Forward Beta-Current Gain of BJT Q2 BF2 An analytical criterion based on the product of large-signal transient current gains greater than unity has been developed to judge the occurrence of latchup [4] . The criterion has been expressed as
(J1tr ( t) and (J2tr (t) are heavily dependent upon the junction capacitances in a p-n-p-n structure.
With this "(J1tr . (J2tr � I" criterion, the difference between the minimum pulse width to cause latchup and the time tr to initiate positive pole can be clearly explained. The time tn when the positive pole occurs, is the time that the positive feedback regeneration starts. Although the starting of the positive-feedback regeneration will quickly push a p-n-p-n structure into latchup with a double exponential regenerative 
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Triggered by l1=smA, IonS. fo und as the time that the value of (J1tr (t) . (J2tT (t) reaches to unity [4] . So, if the trigger current with a pulse width long enough to initiate the positive pole but not long enough to make the value of (Jltr (t) . (J2tr (t) reach to unity, the p-n-p-n structure is still not triggered into latchup state.
Moreover, there may be a question why the maximum positive pole in nonlatchup range has a greater value than that in latchup range, as shown in Fig. I(a) . The anomalous increase of Pl(max) in nonlatchup range is due to the happening of physical self-regeneration in a p-n-p-n structure after the trigger current is off. This physical self-regeneration with the absence of trigger current in nonlatchup case causes the high level injection effect, which occurs as the collector currents of BJT's Q1 and Q2 are greater than their IKF parameters, to occur much later. Since the self-regeneration in the base and collector currents without enough supporting from the trigger current can not push (J1tr . (J2tr to reach to unity, the collector currents of BJT's Q1 and Q2 raise up slower and then will gradually decrease because of the absence of latchup. Thus, the positive pole can grow up toward a larger value before the high-level injection effect occurs in the nonlatchup case.
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III. THE INFLUENCES OF DEVICE PARAME TERS ON THE POSITIVE-FEEDBACK REGENERATION
In this section. the infl uence of device parameters on the positive-feedback regeneration during latchup transition is quantitatively investigated by the Pl(rnax) and tr parameters.
A. The Influence of Current·Gain Parameters
The value of Pl pole changing from positive to negative after latchup is due to the high-level injection effect which causes serious current-gain degradation in the parasitic BJT's
Ql and Q2. The high-level injection effect, which is modeled by the knee-current I K F parameter in the Gummel-Poon model of BJT device [5] - [7] , degrades the current gains of BJT's Ql and Q2 when these BJT's are heavily turned on during latchup transition in a p-n-p-n structure.
To quantitatively investigate the high-level injection effect on the positive-feedback regeneration of CMOS latchup, the trigger current of h = 5 rnA (or 12 = 0.6 rnA) with 10 nS pulse width is applied to the p-n-p-n structure under different 1KFl or 1KF2 parameters in BJT's Ql and Q2. The Pl ( max ) and tr are used to quantitatively observe the influence of this effect. With a fixed 1KF2 of 4.867 x 10-4 and variable 1KFl parameter, the infl uence of 1KFl on Pl(rnax) due to the high-level injection effect of BJT Ql in the p n-p·n structure is shown in Fig. 2(a) . In Fig. 2(b early. Thus, a p-n-p-n structure with larger 1KFl and 1KF2
parameters is more sensitive to latchup. The variations of Pl ( max) and tr in Fig. 2(a) -(c) are kept very small as 1KFl and 1KF2 are greater than about Ix 10-2• This implies that the latchup immunity can be improved only when the 1KFl and I K F2 parameters are less than some threshold levels.
The device parameter related to the current gain of a BIT is the ideal maximum forward beta gain denoted as {3 F in HSPICE [7] . The infl uence of the ideal maximum forward beta gain (3 F1 of BJT Q 1 on the positi ve-feedback regeneration is shown in Fig. 3(a) and (b) with a fixed {3F2 = 277.2, where fJF2 is the ideal maximum forward beta gain of BJT Q2 in the p-n-p-n structure. {3F2 in submicron CMOS technologies could be in the range about several hundreds, but {3Fl is only around 1-2. The influence due to (3F2 variation is shown in Fig. 4 (a) and (b) with a fixed {3F1 = 1.104. As seen in Figs.
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TF1=20nS. 3(a) and 4(a), Pl(max ) has a larger value if the p-n-p-n structure has a larger {3Fl or {3F2. The influence of {3F1 on tr is more sensitive as the p-n-p-n structure is triggered by the substrate current h, but t,. only varies a little as it is triggered by the well current 12. On the contrary, the influence of (3F2 on tT is more sensitive as the p-n-p-n structure is triggered by 12, but tr only varies a little by the triggering of h. A p-n-p-n structure with larger beta gains generally leads to a larger Pl(max) but a smaller t,., so it is easy triggered into its latching state.
B. The Injiuence of Device Capacitance Parameters
The device capacitances have strong relations to the time varying transient poles [1] . Fig. Sea) and (b) show the depen dence of the positive-feedback regeneration on the zero-biased well-to-substrate junction capacitance in the p-n-p-n structure of CMOS IC's. The well-substrate junction capacitance is the sum of the base-collector junction capacitances in BJT's Ql and Q2. The Cjel (Cjc2) presents the zero-biased base collector junction capacitance of BJT QI(Q2). The trigger currents in Fig. Sea) and (b) are h = S rnA or 12 = 0.6 rnA with the pulse width of 10 nS. It is shown that a p-n-p-n structure with a larger well-substrate junction capacitance has a smaller P I (max) but a larger tT• This means that it has a higher latchup immunity against the substrate or well current triggering. This result is quite different to the latchup transition Trt� by 11 = SmA. IOnS.
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Substrate Resistance Rs (KG) induced by the power-up ramp (dVDD/dt) [8] - [10] . There is an anomalous increase in the gradually decreasing curves in Fig. Sea) . This anomalous increase is due to the nonlatchup range with the pulse width of trigger current not longer enough as that in Fig. lea) . A little anomalous increase due to the same reason also appears in the gradually decreasing curves in Figs. 2(b) and 4(a) under 12 = 0.6 rnA triggering. In the latchup range of Fig. S(b) , t,. is found to have a nearly linear relation with the well-substrate junction capacitance. The dependence of base-emitter junction depletion capac itances of BJT Ql on the positive-feedback regeneration is shown in Fig. 6 (a) and (b), where the Cjel(Cje2) is the zero-biased base-emitter junction depletion capacitance of BJT Ql(Q2). The dependence of Cje2 on the PI (max ) and tT is similar to that in Fig. 6 (a) and (b). Generally, a larger base emitter junction capacitance leads to a smaller PI(max) but a larger tr. A weaker dependence of Plimax) on the junction capacitance Cjel duo to h triggering and Cje2 due to lz triggering in the latchup range is observed. The anomalous raise due to nonlatchup condition also appears in the curves due to lz = 0.6 rnA triggering. It is also found that the dependence of tr on the zero-biased base-emitter junction capacitances Cjel and Cje2 is nearly linear.
Another important device parameter which also has an obvious contribution on the junction diffusion capacitances is 3.0l1+li r-;:;R;::"s=--; ;:80; ;;O: ::n: -------------- Fig. 9(a) , PI (max) under h = 5 rnA or h = 10 rnA triggering is slowly decreased as the substrate resistance increases from 0.2 to 3.0 K n, and then it is held nearly constant as the substrate resistance greater than 3.0 Kn. But, PI ( max) under h = 0.6 rnA or 12 = 1.2 rnA triggering continuously increases to its final value as the substrate resistance increases. Although the variation tendency of PI(max) in Fig. 9 (a) due to h and h triggering is different, Fig. 9(b) shows that tr decreases as the substrate resistance increases in spite of the trigger current. In Fig. 9(a A p-n-p-n structure with larger well or substrate resistances generally has a larger Pl ( max ) and a smaller tf' during latchup transition. This causes CMOS latchup more easy to be initiated by the transient-induced current triggering in substrate or well.
D. The Influence of VDD Power Supply
In above various calculations, the VDD supply is all set to 5 volts as in the conventional CMOS IC's. The effect of VDD on the positive-feedback regeneration in a p·n·p-n structure is also investigated and the results are shown in Fig. II to observe the infl uence of the scaled down VDD on CMOS latchup. The curves show that a lower VDD supply leads to a smaller Pl(max ) and a larger tr during latchup transition. Thus, the scaled down VDD has a benefi t to prevent CMOS latchup.
IV. CONCLUSION
Through the detailed investigations on the variations of device parameters, it is found that a p-n-p-n structure with stronger high-level injection effect, larger well-substrate ca- 
